Scheduling and dispatching: some issues of the critical ratio dispatch rule in semiconductor manufacturing

ABSTRACT

In this paper, we examine the cycle time and on-time delivery performance of a semiconductor wafer fabrication facility (wafer fab) under critical ratio (CR) dispatch regime. It turns out that determining appropriate due dates for this rule is a critical task. We provide a detailed analysis of the wafer fab behavior for a large range of due date values. From the results of the experiments we develop a heuristic for conservative due date estimates.

REFERENCES

• 1: Atherton, L. and R. Atherton. 1995. Wafer Fabrication: Factory Performance and Analysis. Boston: Kluwer.
• 2: Fowler, J. and J. Robinson. 1995. Measurement and improvement of manufacturing capacities (MIMAC): Final report. Technical Report 95062861A-TR, SEMATECH, Austin, TX.
• 3: Oliver Rose, WIP evolution of a semiconductor factory after a bottleneck workcenter breakdown, Proceedings of the 30th conference on Winter simulation, p.997-1004, December 13-16, 1998, Washington, D.C., United States
• 4: Oliver Rose, Modeling methodology: the shortest processing time first (SPTF) dispatch rule and some variants in semiconductor manufacturing, Proceedings of the 33nd conference on Winter simulation, December 09-12, 2001, Arlington, Virginia
• 5: Wein, L. M. 1988. Scheduling semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 1(3):115--130.