Power analysis of system-level on-chip communication architectures

ABSTRACT

For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires a detailed understanding of the characteristics of its power consumption.Various power estimation and low-power design techniques have been proposed for the global interconnects that form part of SoC communication architectures (e.g., low-swing buses, bus encoding, etc). While effective, they only address a limited part of communication architecture power consumption. A state-of-the-art communication architecture, viewed in its entirety, is quite complex, comprising several components, such as bus interfaces, arbiters, bridges, decoders, and multiplexers, in addition to the global bus lines. Relatively little research has focused on analyzing and comparing the power consumed by different components of the communication architecture.In this work, we present a systematic evaluation and analysis of the power consumed by a state-of-the-art communication architecture (the AMBA on-chip bus), using a commercial design flow. We focus on developing a quantitative understanding of the relative contributions of different communication architecture components to its power consumption, and the factors on which they depend. We decompose the communication architecture power into power consumed by logic components (such as arbiters, decoders, bus bridges), global bus lines (that carry address, data, and control information), and bus interfaces. We also perform studies that analyze the impact of varying application traffic characteristics, and varying SoC complexity, on communication architecture power. Based on our analyses, we evaluate different techniques for reducing the power consumed by the on-chip communication architecture, and compare their effectiveness in achieving power savings at the system level. In addition to quantitatively reinforcing the view that on-chip communication is an important target for system-level power optimization, our work demonstrates (i) the importance of considering the communication architecture in its entirety, and (ii) the opportunities that exist for power reduction through careful communication architecture design.

REFERENCES

• 1: R. Ho, K. W. Mai, and M. A. Horowitz, "The Future of Wires," Proc. IEEE, vol. 89, pp. 490--504, Apr. 2001.
• 2: D. Sylvester and K. Keutzer, "A Global Wiring Paradigm for Deep Submicron Design," IEEE Trans. Computer-Aided Design, vol. 19, pp. 242--252, Feb. 2000.
• 3: "AMBA 2.0 Specification." http://www.arm.com/armtech/AMBA.
• 4: Paul P. Sotiriadis , Anantha P. Chandrakasan, A bus energy model for deep submicron technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.341-350, June 2002 [doi>10.1109/TVLSI.2002.1043337]
• 5: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 6: L. Benini, A. Macii, M. Poncino, and R. Scarsi, "Architectures and Synthesis Algorithms for Power-efficient Bus Interfaces," IEEE Trans. Computer-Aided Design, vol. 19, pp. 969--980, Sept. 2000.
• 7: C.-T. Hsieh and M. Pedram, "Architectural Power Optimization by Bus Splitting," IEEE Trans. Computer-Aided Design, vol. 21, pp. 408--414, Apr. 2002.
• 8: J. Y. Chen , W. B. Jone , J. S. Wang , H.-I. Lu , T. F. Chen, Segmented bus design for low-power systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.25-29, March 1999 [doi>10.1109/92.748197]
• 9: Tiehan Lv , Jörg Henkel , Haris Lekatsas , Wayne Wolf, A dictionary-based en/decoding scheme for low-power data buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.943-951, October 2003 [doi>10.1109/TVLSI.2003.817123]
• 10: S. Osbourne, A. T. Erdogan, T. Arlsan, and D. Robinson, "Bus Encoding Architecture for Low-power Implementation of an AMBA-based SoC Platform," in Proc. IEE, pp. 152--156, July 2002.
• 11: Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.4, p.500-508, Aug. 2001 [doi>10.1109/92.931227]
• 12: William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy [doi>10.1145/301177.301516]
• 13: Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514051]
• 14: Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 15: Jingcao Hu , Radu Marculescu, Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.10688, March 03-07, 2003
• 16: M. Caldari , M. Conti , M. Coppola , P. Crippa , S. Orcioni , L. Pieralisi , C. Turchetti, System-Level Power Analysis Methodology Applied to the AMBA AHB Bus, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20032, March 03-07, 2003
• 17: "Designware Intellectual Property, Synopsys Inc." http://www.synopsys.com/products/designware/.
• 18: "Designware IP Reuse Tools, Synopsys Inc." http://www.synopsys.com/products/designware/ipreuse_tools.html.
• 19: "RTL Synthesis, Synopsys Inc." http://www.synopsys.com/products/logic/.
• 20: "CB-12 Family L/M/H Type for Cell Based ICs." http://www.necel.com/cbic/en/product/cb12.html.
• 21: "Modelsim 5.7e." http://www.model.com.
• 22: NEC OpenCAD V 5.2 Users Manual. NEC Electronics, Inc., Jan. 1999.
• 23: D. Sylvester and C. Hu, "Analytical Modeling and Characterization of Deep-Submicrometer Interconnect," Proc. IEEE, vol. 89, pp. 634--664, May 2001.
• 24: W. E. Donath, "Placement and Average Interconnection Lengths for Computer Logic," IEEE Trans. Circuits and Systems, vol. 26, pp. 272--277, Apr. 1979.
• 25: H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, Menlo Park, CA, 1990.
• 26: Paul P. Sotiriadis , Anantha Chandrakasan, Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

General Terms:
Design, Experimentation

Keywords:
communication architectures, low-power design, network-on-chip, power analysis, system-on-chip