A timing-accurate HW/SW co-simulation of an ISS with SystemC

ABSTRACT

The paper presents a system level co-simulation methodology for modeling, validating, and analyzing the performance of embedded systems. The proposed solution relies on the integration between an instruction set simulator (ISS) and the SystemC simulation kernel. In this way, the ISS is used to abstract the model of the real programmable device where the SW should run, while SystemC is used to model HW components that interact with the SW. A correct validation of such an architecture is infeasible without taking care of timing information. Thus, the paper proposes an effective timing synchronization mechanism, which uses timing information of an ISS (or a board) to synchronize the SystemC simulation.

REFERENCES

• 1: J. Buck, S. Ha, E. Lee, and D. Messerschmitt. Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. International Journal in Computer Simulation, vol. 4(2):pp. 155--182, 1994.
• 2: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 3: Synopsys Inc. Eaglei. http://www.synopsys.com/products.
• 4: Mentor Graphics Inc. Seamless CVE. http://www.mentor.com/seamless.
• 5: Clifford Liem , François Naçabal , Carlos Valderrama , Pierre Paulin , Ahmed Jerraya, System-on-a-Chip Cosimulation and Compilation, IEEE Design & Test, v.14 n.2, p.16-25, April 1997 [doi>10.1109/54.587736]
• 6: C. Valderrama, F. Nacabal, P. Paulin, and A. Jerraya. Automatic VHDL-C Interface Generation for Distributed Co-Simulation: Application to Large Design Examples. Design Automation for Embedded Systems, vol. 3(2/3):pp. 199--217, 1998.
• 7: P. Coste , F. Hessel , Ph. Le Marrec , Z. Sugar , M. Romdhani , R. Suescun , N. Zergainoh , A. A. Jarraya, Multilanguage design of heterogeneous systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.54-58, March 1999, Rome, Italy [doi>10.1145/301177.301206]
• 8: Luca Benini , Davide Bertozzi , Davide Bruni , Nicola Drago , Franco Fummi , Massimo Poncino, SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, Computer, v.36 n.4, p.53-59, April 2003 [doi>10.1109/MC.2003.1193229]
• 9: Jie Liu , Marcello Lajolo , Alberto Sangiovanni-Vincentelli, Software timing analysis using HW/SW cosimulation and instruction set simulator, Proceedings of the 6th international workshop on Hardware/software codesign, p.65-69, March 15-18, 1998, Seattle, Washington, United States
• 10: Luc Séméria , Abhijit Ghosh, Methodology for hardware/software co-verification in C/C++ (short paper), Proceedings of the 2000 conference on Asia South Pacific design automation, p.405-408, January 2000, Yokohama, Japan [doi>10.1145/368434.368712]
• 11: Kanishka Lahiri , Anand Raghunathan , Ganesh Lakshminarayana , Sujit Dey, Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips, Proceedings of the 37th conference on Design automation, p.513-518, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337561]
• 12: Franco Fummi , Stefano Martini , Giovanni Perbellini , Massimo Poncino, Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC, Proceedings of the conference on Design, automation and test in Europe, p.10564, February 16-20, 2004
• 13: Imed Moussa , Thierry Grellier , Giang Nguyen, Exploring SW Performance Using SoC Transaction-Level Modeling, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20120, March 03-07, 2003
• 14: GNU Project Web server. http://www.gnu.org/software/.
• 15: Sungjoo Yoo , Iuliana Bacivarov , Aimen Bouchhima , Yanick Paviot , Ahmed A. Jerraya, Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer, Proceedings of the conference on Design, Automation and Test in Europe, p.10550, March 03-07, 2003
• 16: M. Bacivarov , Sungjoo Yoo , A. A. Jerraya, Timed HW-SW cosimulation using native execution of OS and application SW, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop (HLDVT'02), p.51, October 27-29, 2002
• 17: PSIM User Guide and Reference Manual. http://sources.redhat.com/psim/manual/.
• 18: eCos Home Page. http://sources.redhat.com/ecos/.
• 19: Nicola Drago , Franco Fummi , Marco Monguzzi , Giovanni Perbellini , Massimo Poncino, Estimation of Bus Performance for a Tuplespace in an Embedded Architecture, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20188, March 03-07, 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance

Keywords:
co-simulation, system level modeling