Issues in parallelizing multigrid-based substrate model extraction and analysis

ABSTRACT

Accurate modeling of coupling effects via the substrate is an increasingly important concern in the design of mixed-signal systems such as communication, biomedical and analog signal processing circuits. Fast-switching digital blocks inject noise into the common substrate hindering the performance of high-precision sensible analog circuitry. Miniaturization effects on ICs complexity inevitably make the accuracy requirements for substrate coupling simulation increase. Due in part to the global nature of such couplings, model extraction and analysis is a computation-intensive task requiring the availability of fast and accurate substrate model extraction and analysis tools. One way to deal with this problem is to take further advantage of available computational technologies and distributed computing emerges as an interesting solution.In this paper we discuss several issues related to the parallelization of a Multigrid-based substrate model extraction and analysis tool. This tool is used as a proxy for generic computations on a 3D discretized volume. The results presented indicate potential avenues for successfully exploiting parallelism as well as pitfalls to avoid in such a quest.

REFERENCES

• 1: David K. Su, Marc J. Loinaz, Shoichi Masui, and Bruce A. Wooley. Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits. IEEE Journal of Solid-State Circuits, 28(4):420--430, April 1993.
• 2: T. A. Johnson, R.W. Knepper, V. Marcellu, and W. Wang. Chip substrate resistance modeling technique for integrated circuit design. IEEE Transactions on Computer-Aided Design of Integrated Circuits, CAD-3(2):126--134, 1984.
• 3: Ranjit Gharpurey and Robert G. Meyer. Modeling and analysis of substrate coupling in integrated circuits. IEEE Journal of Solid-State Circuits, 31(3):344--353, March 1996.
• 4: Nishath K. Verghese, David J. Allstot, and Mark A. Wolfe. Verification techniques for substrate coupling and their application to mixed-signal IC design. IEEE Journal of Solid-State Circuits, 31(3):354--365, March 1996.
• 5: Balsha Stanisic, Nishath K. Verghese, Rob A. Rutenbar, L. Richard Carley, and David J. Allstot. Addressing substrate coupling in mixed-mode IC's: Simulation and power distribution systems. IEEE Journal of Solid-State Circuits, 29(3):226--237, March 1994.
• 6: F. J. R. Clement, E. Zysman M. Kayal, and M. Declercq. Layin: Toward a global solution for parasitic coupling modeling and visualization. In Proc. IEEE Custom Integrated Circuit Conference, pages 537--540, May 1994.
• 7: João M. S. Silva and L. Miguel Silveira. Multigrid-based substrate coupling model extraction. In International Symposium on Circuits and Systems, Vancouver, Canada, May 2004.
• 8: William L. Briggs , Van Emden Henson , Steve F. McCormick, A multigrid tutorial: second edition, Society for Industrial and Applied Mathematics, Philadelphia, PA, 2000
• 9: Y. Saad, Iterative Methods for Sparse Linear Systems, Society for Industrial and Applied Mathematics, Philadelphia, PA, 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

General Terms:
Algorithms, Performance, Verification

Keywords:
grid computing, multigrid, substrate coupling