A 4 GHz dual modulus divider-by 32/33 prescaler in 0.35͘m CMOS technology

ABSTRACT

The design of a dual modulus prescaler 32/33 in a 0.35μm CMOS technology is presented. The prescaler is a circuit employed in high frequency synthesizer designs. In the proposed circuit the technique called Extended True Single Phase Clock (E-TSPC), an extension of the True Single Phase Clock (TSPC) technique, was applied. Additionally some new structures to double the data output rate are also employed. Simulations, based on the prescaler layout, were carried out and the results indicate that the circuit can reach up to 4 GHz with 4.38 mW of power consumption and power supply of 3.3 V.

REFERENCES

• 1: Argüello. A.M.G. Estudo e Projeto de um sintetizador de freqüência para RF em tecnologia CMOS de 0,35͘m. Ms. Dissertation, Department of Eletronic Systems Engineering, University of São Paulo, São Paulo, Brazil, 2003 (in portuguese)
• 2: Yuan, J.-R and Svensson. C. High speed CMOS circuit technique. IEEE J. Solid-State Circuits, 24, 1 (Feb 1989), 62--70.
• 3: Navarro, J. and Van Noije, W. E-TSPC: Extended True Single Phase Clock CMOS circuit technique for high speed applications. SBMICRO J. Solid-State Devices and Circuits, 5, 2 (1997), 21--26.
• 4: Navarro, J. Técnicas para projetos de ASICs CMOS de alta velocidade. PhD. Thesis, Department of Eletronic Systems Engineering, University of São Paulo, São Paulo, Brazil. 1998 (in portuguese).
• 5: Navarro, J. and Van Noije, W. A 1.6-GHz dual modulus prescaler using the Extended True-Single-Phase-Clock CMOS circuit tecnique (E-TSPC). IEEE J. Solid-State Circuits. 34, 1 (Jan. 1999), 97--102.
• 6: S. João Navarro, Jr. , Wilhelmus A. M. Van Noije, Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.301-308, June 2002 [doi>10.1109/TVLSI.2002.1043333]
• 7: Chang, B., Park, J., and Kim, W. A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops. IEEE J. Solid-State Circuits, 31, 5 (May 1996), 749--752.
• 8: Yang, C.-Y., Dehng, G.-K., Hsu, J.-M., and Liu, S.-I. New dynamic flip-flops for high-speed dual-modulus prescaler. IEEE J. Solid-State Circuits, 33, 10 (Oct. 1998), 1568--1571.
• 9: Yan, H, Biyani, M., O, K. K. A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)2 latch and its application in a dual-modulus prescaler. IEEE J. Solid-State Circuits, 34, 10 (Oct. 1999), 1400--1404.
• 10: Craninckx, J., and Steyaert. M.S.J. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7 um CMOS. IEEE J. Solid-State Circuits, 31, 7 (July, 1996), 890--897.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design

Keywords:
TSPC, high speed digital circuit, low power, prescaler