A simplified transmission-line based crosstalk noise model for on-chip RLC wiring

ABSTRACT

In this paper, we present a new RLC crosstalk noise model that combines simplicity, accuracy, and generality. The new model is based on transmission line theory and is applicable to asymmetric driver and line configurations. The results show that the model captures both the waveform shape and peak noise accurately (average error in peak noise was 6.5%). A key feature of the new model is that its derivation and form enables physical insight into the dependency of total coupling noise on relevant physical design parameters. The model is applied to investigate the impact of various physical design optimizations (e.g., wire sizing and spacing, shield insertion) on total RLC coupled noise. Results indicate that common (capacitive) noise avoidance techniques can behave quite differently when both capacitive and inductive coupling are considered together.

REFERENCES

• 1: Y. I. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits, Kluwer Acad. Publishers, 2001.
• 2: C. K. Cheng, J. Lillis, S. Lin and N. Chang, Interconnect Analysis and Synthesis, John Wiley & Sons, 2000.
• 3: A. Deutsch et al., "The Importance of Inductance and Inductive Coupling for On-Chip Wiring", Proc. Topical Meeting on Electrical Performance of Electrical Packaging, pp. 53--56, 1997.
• 4: D. Sylvester and K. Shephard, "Electrical Integrity Design and Verification for Digital and Mixed-Signal Systems on a Chip", Tutorial - Intl. Conf. Computer Aided Design, 2001.
• 5: Kevin T. Tang , Eby G. Friedman, Interconnect coupling noise in CMOS VLSI circuits, Proceedings of the 1999 international symposium on Physical design, p.48-53, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300020]
• 6: L. He, N. Chang, S. Lin and O. S. Nakgawa, "An Efficient Inductance Modeling for On-Chip Interconnects", Proc. Custom Integrated Circuits Conference, pp. 457--460, 1999.
• 7: Liang Yin , Lei He, An efficient analytical model of coupled on-chip RLC interconnects, Proceedings of the 2001 conference on Asia South Pacific design automation, p.385-390, January 2001, Yokohama, Japan [doi>10.1145/370155.370418]
• 8: J. Davis and J. Meindl, "Compact Distributed RLC Interconnect Models -- Part II: Coupled Line Transient Expressions and Peak Crosstalk in Multilevel Networks", IEEE Trans. Electron Devices, pp. 2078--2087, Nov. 2000.
• 9: K. C. Gupta, Microstrip Lines and Slotlines, Boston Artech House, 1996.
• 10: H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, 1990.
• 11: B. Young, Digital Signal Integrity, Prentice Hall, 2001