Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model

ABSTRACT

In this paper, we propose a methodology to perform early design stage validation of hardware/software (HW/SW) systems using a HW/SW interface simulation model. Given a SW application described at the OS abstraction level and a HW Platform described at an arbitrary abstraction level, we aim at providing the adaptation layer, i.e. simulation model of the HW/SW interface, which will enable the timed HW/SW cosimulation of the entire system at an early design stage before the system design is completed. Experimental results show that our approach is easy to use and efficient while providing fast simulation (up to 3 orders of magnitude faster than a HW/SW cosimulation with instruction set simulator, ISS) and accuracy (86% compared with a HW/SW cosimulation with ISS).

REFERENCES

• 1: Mentor Graphics Seamless CVE, http://www.mentor.com
• 2: Heinz-Joseph Schlebusch , Gary Smith , Donatella Sciuto , Daniel Gajski , Carsten Mielenz , Christopher K. Lennard , Frank Ghenassia , Stuart Swan , Joachim Kunkel, Transaction Based Design: Another Buzzword or the Solution to a Design Problem?, Proceedings of the conference on Design, Automation and Test in Europe, p.10876, March 03-07, 2003
• 3: Andrew S. Tanenbaum, Structured Computer Organization, Prentice Hall PTR, Upper Saddle River, NJ, 1984
• 4: SystemC, http://www.systemc.org/
• 5: SpecC, http://www.specc.org/
• 6: CarbonKernel, http://savannah.nongnu.org/projects/carbonkernel/
• 7: Xenomai, www.xenomai.org/
• 8: VxSim, www.windriver.com/products/vxsim/
• 9: Dirk Desmet , D. Verkest , Hugo De Man, Operating system based software generation for systems-on-chip, Proceedings of the 37th conference on Design automation, p.396-401, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337509]
• 10: M. Gonzales and J. Madsen. "Abstract rtos modelling in systemc", Proc. NORCHIP 2002, Nov. 2002.
• 11: T. K. Tan , A. Raghunathan , N. K. Jha, Software Architectural Transformations: A New Approach to Low Energy Embedded Software, Proceedings of the conference on Design, Automation and Test in Europe, p.11046, March 03-07, 2003
• 12: eCos, http://sources.redhat.com/ecos/
• 13: W. Cesário , A. Baghdadi , L. Gauthier , D. Lyonnard , G. Nicolescu , Y. Paviot , S. Yoo , A. A. Jerraya , M. Diaz-Nava, Component-based design approach for multicore SoCs, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514115]
• 14: W. Rosenstiel, "Modeling of Systems-on-Chip in SystemC", 3rd Int'l Seminar on Application-Specific Multi-Processor SoC, Chamonix, France, July, 2003.
• 15: Andreas Gerstlauer , Haobo Yu , Daniel D. Gajski, RTOS Modeling for System Level Design, Proceedings of the conference on Design, Automation and Test in Europe, p.10130, March 03-07, 2003
• 16: S. M. Tan, et. al., "Virtual Hardware for Operating System Development", Technical rep., UIUC, Sep. 1995, http://choices.cs.uiuc.edu/uChoices/Papers/uChoices/vchoices/vchoices.pdf
• 17: Marcello Lajolo , Mihai Lazarescu , Alberto Sangiovanni-Vincentelli, A compilation-based software estimation scheme for hardware/software co-simulation, Proceedings of the seventh international workshop on Hardware/software codesign, p.85-89, March 1999, Rome, Italy [doi>10.1145/301177.301493]
• 18: Virtual Component Codesign, Cadence Design Systems Inc., http://www.cadence.com/products/vcc.html