Slicing tools for synchronous reactive programs

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Slicing tools for synchronous reactive programs

Full text

Pdf (117 KB)

Source

ACM SIGSOFT Software Engineering Notes archive
Volume 29 , Issue 4 (July 2004) table of contents

SESSION: Program analysis II table of contents

Pages: 217 - 220

Year of Publication: 2004

ISSN:0163-5948

Also published in ...

Authors

S. Ramesh	IIT Bombay, India
A. Kulkarni	IIT Bombay, India
V. Kamat	IIT Bombay, India

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 40, Citation Count: 1

Additional Information:

abstract references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1013886.1007541 What is a DOI?

ABSTRACT

In this paper, we present two slicing tools: VHDL_Slice and Est_slice that compute static executable slices of VHDL and Esterel programs respectively. The slicers have been tested on a number of small and medium sized examples.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Thomas Ball , Susan Horwitz, Slicing Programs with Arbitrary Control-flow, Proceedings of the First International Workshop on Automated and Algorithmic Debugging, p.206-222, May 03-05, 1993
	2	Gérard Berry , Georges Gonthier, The ESTEREL synchronous programming language: design, semantics, implementation, Science of Computer Programming, v.19 n.2, p.87-152, Nov. 1992 [doi>10.1016/0167-6423(92)90005-V]
	3	D. W. Binkley and K. B. Gallagher. Program slicing. In Advances in Computer Science, 1996.
	4	Vijay D'silva , S. Ramesh , Arcot Sowmya, Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures, Proceedings of the conference on Design, automation and test in Europe, p.10390, February 16-20, 2004
	5	S. Edwards. Esuif: An open esterel compiler. Electronic Notes on Theoretical Computer Science, 65(1), 2002.
	6	V. Kamat. Towards slicing vhdl. Masters Thesis, CSE Dept., IIT Bombay, Jan 2003.
	7	Jens Krinke, Static slicing of threaded programs, Proceedings of the 1998 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering, p.35-42, June 16-16, 1998, Montreal, Quebec, Canada
	8	A.R. Kulkarni and S. Ramesh. Slicing reactive programs. In IEEE workshop on SCAM, 2003.
	9	L. Millett and T. Teitelbaum. Slicing promela and its applications. In 4th SPIN workshop, 1998.
	10	Mangala Gowri Nanda , S. Ramesh, Slicing concurrent programs, Proceedings of the 2000 ACM SIGSOFT international symposium on Software testing and analysis, p.180-190, August 21-24, 2000, Portland, Oregon, United States
	11	OVL. Accellera open verification library. http://www.accellera.com.
	12	D. Perry. VHDL. Tata McGraw Hill, 2001.
	13	S. Ramesh , Purandar Bhaduri, Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study, Proceedings of the 11th International Conference on Computer Aided Verification, p.84-95, July 06-10, 1999
	14	Code Surfer. http://www.grammatech.com.
	15	F. Tip. A survey of program slicing techniques. J. of Programming Languages, 3, 1995.
	16	G. Vinod and S. Ramesh. Slicing synchronous reactive programs. Electronic Notes on Theoretical Computer Science, 65(1), 2002.